Random telegraph-signal noise ͑RTN͒ is measured in junctionless metal-oxide-silicon field-effect transistors ͑JL MOSFETs͒ as a function of gate and drain voltage and temperature. It is shown that the RTN in JL MOSFETs increases significantly when an accumulation layer is formed. The amplitude of RTN is considerably smaller in JL devices than in inversion-mode MOSFET fabricated using similar fabrication parameters. A measurement technique is developed to extract the main parameters of the traps, including the average charge capture and emission time from the traps. The scaling of field-effect transistors results in an increased sensitivity of the devices to local charge trapping/ detrapping processes, which influence electrical transport in the channel and generate noise. The junctionless ͑JL͒ metaloxide-semiconductor field-effect transistor ͑MOSFET͒ has recently been proposed 1,2 as an alternative device for sub-20-nm nodes. The JL architecture eliminates the need for forming PN junctions. In a JL MOSFET, the channel containing the carriers flowing from source to drain is located inside a heavily doped silicon nanowire, and the electric field inside of the channel, perpendicular to the current flow, is very low. 3 No study on random telegraph-signal noise ͑RTN͒ in heavily doped devices has been reported yet, although it was recently shown that accumulation mode ͑AM͒ MOSFETs with highly doped substrate present unusually low levels of 1/f noise. 4 In this letter, we study RTN in nanowire ͑NW͒ silicon JL MOSFETs and compare these results with the RTN characteristics of inversion-mode ͑IM͒ NW MOSFETs fabricated using the same processing steps. The devices reported here are multigate silicon NW n-type MOSFETs with pi-gate architecture fabricated on UNIBOND ® silicon-oninsulator wafers. The width and thickness of the silicon nanowires are both approximately equal to 10 nm ͑see the inset of Fig. 1͒ . The gate length is 1 m. The gate oxide and buried oxide thickness are 7 and 340 nm, respectively. The JL MOSFETs have uniform N-type doping concentration of 1 ϫ 10 19 cm −3 in the source, drain, and channel regions. "Standard" IM pi-gate MOSFETs were made using the same fabrication process. These have the same dimensions as the JL devices but have a p-type channel doping concentration of 2 ϫ 10 18 cm −3 and an n-type doping concentration of 1 ϫ 10 20 cm −3 in the source and drain regions. The JL MOSFETs have a P + -polysilicon gate electrode and the IM devices have an N + -polysilicon gate electrode. Figure 1 shows the drain current versus gate voltage characteristics I D ͑V G ͒ of the measured NW MOSFETs. The threshold voltage of the IM ͑V th IM ͒ and JL devices ͑V th JL ͒ was extracted using the second derivative of the drain current versus gate voltage technique and is equal to 0.2 and 0.33 V, respectively. The RTN of the drain current is measured above threshold, and for the same gate voltage overdrive, defined as V GO = V G − V th . The measured RTN curves are presented in Fig. 2͑a͒ . In our case, the RTN can be described by two drain current levels: high-current ͑on͒ level and a low-current ͑off͒ level. The duration for which the drain current is in the highcurrent state represents the capture time ͑ c ͒ of traps, whereas the time in the low-current state represents the emission time ͑ e ͒. 5 It should be noted that the magnitude of the relative RTN amplitude of the drain current ͑⌬I D / I D ͒ is considerably larger in the IM devices than in the JL devices ͓Fig. 
where g m is the transconductance, W and L are the electrical width and length of the channel, C ox is the gate oxide capacia͒ Electronic mail: jean-pierre.colinge@tyndall.ie. 7 This can be seen from comparing Fig. 2͑b͒ with the g m / I D ͑V G ͒ characteristics measured on JL devices. 8 The dependence of the bulk channel current on the JL MOSFET is more complicated 9 and does not follow a ͑V G − V th ͒ −1 law. The measurement of the average capture time ͗ c ͘ and the average emission time ͗ e ͘ as a function of gate voltage allows us to the estimate energy distribution and the position in the channel of the oxide trap levels responsible for RTN generation. The physical distance of the oxide trap x T from the SiO 2 -Si interface can be extracted from the dependence of ln͑͗ c ͘ / ͗ e ͒͘ on either V G − V th ͑IM device͒ or V G − V FB ͑AM device͒ presented in Fig. 2͑d͒ , using the conventional expression
where T ox is the gate oxide thickness. The value of x T from the JL devices is 2.9 nm, and it is 2.0 nm for the IM devices. From the value of gate voltage overdrive ͑V G − V FB ͒ ‫ء‬ corresponding to the point where ͗ c ͘ and ͗ e ͘ are equal ͓Fig. 2͑c͔͒, and the equation of detailed balance, ͗ c ͘ / ͗ e ͘ = g exp͑E T − E F / kT͒, we can estimate the energy of the traps ͑E C ox − E T ͒ from the following expression for the JL device in accumulation:
where E C ox − E F is the energy difference between the minimum of the conduction band of the gate oxide and the Fermi level in the silicon nanowire. We find hat E C ox − E T is equal to 3.05 eV for the JL device. For the same gate voltage overdrive, the relative RTN amplitude of the drain current in the JL devices is considerably smaller than in the IM devices. This observation is true whether the devices are analyzed as a function of drain voltage ͓Fig. 3͑a͔͒ or at high temperature ͓Fig. 3͑c͔͒. This indicates that the drain current in JL MOSFETs is more stable than in IM devices. From the slope of ln͑͗ c ͘ / ͗ e ͒͘ versus V D , the position of the trap͑s͒ along the channel Y T can be estimated. 6 Because the slope of ln͑͗ c ͘ / ͗ e ͒͘ versus V D is the same for JL and IM devices ͓Fig. 3͑b͔͒, one can conclude that the trap location in the channel is the same for both devices. According to our calculations, the trap location in the channel is 150 nm from the source edge. The activation energy can be determined from the dependence of the average emission time on temperature for a constant gate voltage overdrive ͓Fig. 3͑d͔͒ and it can be associated with the energy of the traps. 10 In the case of the JL device, the activation energy is 0.19 eV, and it is 0.77 eV for the IM device. This indicates a much larger energy band bending in the silicon nanowire near the SiO 2 -Si interface in the IM MOSFET than in the JL device.
In conclusion, we observe a smaller relative RTN amplitude in the drain current of junctionless nanowire transistors than in inversion-mode MOSFETs. This is due to the absence of an electric field attracting majority carriers ͑in our case, electrons͒ toward the gate oxide/silicon interface. The average capture time of electrons into traps located in the gate oxide is considerably longer in case of the JL devices than in case of the IM transistors. 
